Abstract-By doubling the accuracy of motion compensation from integer-pel to half-pel, we can significantly improve the coding gain. Therefore, in this paper, we propose a novel COordinate Rotation Digital Computer (CORDIC) architecture for combined design of discrete cosine transform (DCT) and half-pel motion estimation. Unlike the conventional block matching approaches based on interpolated images, our CORDIC design can directly extracts motion vectors at half-pel accuracy in the transform domain without interpolation. Compared to the conventional block matching methods with interpolation, our multiplier-free design achieves significant hardware saving and far less data flow. Our emphasis in this paper is on achieving efficient design of video coding engine by minimizing computational units along the data path. Furthermore, we implement the embedded design on a dedicated single chip to demonstrate its performance. The DCT-based nature of our design enables us to efficiently combine both DCT and motion estimation units, which are the two most important components of many multimedia standards consuming more than 80% of computing power for a video coder, into one single component. As a result, we can provide a single chip solution for video coding engine while many conventional designs may require multiple chips. In addition, all multiply-and-add (MAC) operations in plane rotations are replaced by CORDIC processors with simple shift-and-add, which is quite simple and compact to realize while being no slower than the bit serial multipliers widely proposed for VLSI array structures. Based on the test result, our chip can operate at 20 MHz with 0.8-m CMOS technology. Overall, we provide a low-complexity, high throughput solution in this paper for MPEG-1, MPEG-2, and H.263 compatible video codec design.
I. INTRODUCTION

I
N recent years, the technical development in the area of audio-visual communications, notably in video coding, encouraged the emergence of multimedia services which are already changing our everyday life ranging from the low bit-rate, high compression rate video phone applications to the high bitrate, high-quality high-definition television (HDTV). The motion-compensated discrete cosine transform (DCT) video compression scheme serves as the basis of the multimedia standards such as H.263, MPEG-1, MPEG-2, and MPEG-4. In addition, the block matching scheme for motion estimation and compensation, and the DCT for spatial transformation are the basic techniques in those standards [1] . Efficient coding is accomplished by adding the quantization and entropy coding steps after the DCT block, as shown in Fig. 1 . Among those components in Fig. 1 , both DCT and motion estimation are computationally intensive units and serve as the computing engine in the video coding systems. One of the virtues of the video coding standards are that those standards only define the video coding syntax and the decoder structures but leave the room for creativity of the encoder design. In other words, the encoders is MPEG compatible as long as they can produce the standard video coding syntax. Therefore, in this paper, we propose a novel CORDIC architecture of an embedded video coding engine for MPEG compatible video coding system. We focus on the combined design and implementation of DCT and half-pel motion estimation because Fig. 3 . Block diagram of the embedded video coding engine. Here, we feed synthetic data into the design to envision how it works. The waveforms along the data path correspond to the outputs at those points. they are the core elements consuming more than 80% of computing power [2] - [4] .
The objective of block-based motion estimation is to determine the blocks in the reference frame that better matches (according to mean square error or mean absolute difference criterion) the characteristics of the blocks in the current frame. The most commonly used motion estimation architectures are based on the block matching motion estimation (BKM-ME) [5] - [9] . Due to the complexity of block matching, the hardware complexity is also high. To reduce the hardware complexity, architectures for block matching based on hierarchical search strategies were presented in [10] and [11] . These structures require two or more sequential steps/stages to find suboptimal estimates. However, for those block-based approaches, there is a well-known side effect-"blocking effect." To overcome this effect, lapped orthogonal transform (LOT)- [12] and complex lapped transform (CLT)-based motion estimation were therefore proposed [13] . The shortcoming is that they still require searching over a larger area and thus result in a very high computational burden. In addition, motion estimation using CLT-ME is accurate on moving sharp edges but not on blur edges. Besides the block-based approaches, pel-based estimation methods such as pel-recursive algorithm (PRA-ME) [14] and architecture [15] , optical flow approach [16] have also been proposed. However, the pel-based estimation methods are very vulnerable to noise by virtue of their involving only local operations and may suffer from the instability problem. Other than the block-based approaches used in all video coding standards, the manipulation of video data in the DCT domain has long been recognized important in many advanced video applications [17] . Many manipulation functions can be performed in the DCT domain more efficiently than in the spatial domain. In the category of transform-domain motion estimation, three-dimensional fast Fourier transform (3D-FFT) has been successfully used to estimate motion in several consecutive frames [18] . However, this approach is not compatible with the standards because it requires processing of several frames rather than two. Moreover, the FFT operating on complex numbers is not used in the video standards, and the global routing structure is undesirable in VLSI design. Recently, a DCT-domain motion estimation and compensation design was proposed in [19] to reduce the amount of storage space of an entire image for predictive coding.
To further improve the compression rate and resolution, motion estimation with sub-pixel accuracy is essential because movements in a video sequence are not necessarily multiples of the sampling grid distance. The temporal prediction error variance is generally decreased by employing sub-pixel motion compensation. It is shown that doubling the accuracy of motion compensation from integer-pel to half-pel can reduce the bit-rate by up to 0.5 bits/sample [20] , [21] . Studies have also revealed that, beyond a certain "critical accuracy," the possibility of further improving prediction by using more accurate motion compensation schemes is small [22] while the hardware complexity increases prohibitively high. As a result, (18) motion compensation with half-pel accuracy is recommended in MPEG-1, MPEG-2, MPEG-4, and H.263 standards. Many sub-pixel motion estimation schemes have been proposed [23] - [25] . The most commonly used spatial-domain fractional-pel motion estimation algorithms such as block matching approach [26] - [28] and the pel-recursive approach [29] , [30] require interpolation of images through bilinear, Lagrange, or other interpolation methods [31] . In [32] , the exhaustive block matching implemented with a one-dimensional (1-D) systolic array was proposed. A half-pel precision processing unit is then introduced to estimate half-pel motion vectors based on those at integer-pel accuracy using bilinear interpolation method. However, interpolation not only increases the complexity and data flow of a coder but also may adversely affect the accuracy of motion estimates from the interpolated images. It is more desirable that sub-pixel accuracy of motion estimates can be obtained without interpolating the images.
In many video coding approaches, motion estimation is performed in the spatial domain while DCT is done in the transform domain. Thus, it results in the video coding system, as shown in Fig. 1 . However, this system is not an efficient design because both motion estimation and DCT/IDCT units can not be combined together into one unit. Moreover, the throughput of the coder is limited by the processing speed of major components (DCT, IDCT, spatial domain motion estimation) in the feedback loop, which has been recognized as the bottleneck of video coding systems. In this paper, we emphasis on minimizing the computational units along the data path based on the DCT pseudo-phase technique [33] , [34] , [45] , [46] proposed for motion estimate and compensate in DCT domain at integer and half-pixel accuracy. With such a design, we can move the DCT unit out of the feedback loop and get rid of the inverse discrete cosine transform (IDCT) to achieve a fully DCT-based video coder design, as in Fig. 2 . The resulted design not only reduces the system complexity of the coder but also achieves higher data throughput. Due to the DCT-based nature of our design, we can replace all the multiply-and-add (MAC) operations by CORDIC processors which is extremely simple and quite compact to realize while being no slower than the bit serial multipliers widely proposed for VLSI array structures. 03-In this paper, we propose an efficient fully pipelined parallel CORDIC architecture for combined design of DCT and half-pel motion estimation, which serves as an embedded video coding engine. In addition, we implement it on a dedicated single chip to demonstrate its performance. In what follows, we discuss the parallel architecture for half-pel motion estimation and present the simulation results of our design. In Section III, we implement the design on a dedicated single chip to demonstrate its performance. Finally, the paper is concluded in Section IV. . Subjective test of our design using slow motion video sequence "News" (a) previous frame; (b) current frame; and (c) reconstructed current frame based on CORDIC-HDXT-ME outputs.
(a) (b) (c) Fig. 8 . Subjective test of our design using medium motion video sequence "table tennis" (a) previous frame; (b) current frame; and (c) reconstructed current frame based on CORDIC-HDXT-ME outputs.
II. CORDIC ARCHITECTURE FOR VIDEO CODING ENGINE
As we have mentioned in Section I, it is more desirable to estimate motion at half-pel accuracy without any inter-pixel interpolation used in the video coding standards so that seamless integration of the motion compensation unit with the spatial compression unit is possible. The resulted design can be more efficient by performing the video coding solely in the DCT domain. Based on the concept of pseudo-phase technique, we propose the fully pipelined parallel CORDIC-based processing unit which not only computes the DCT coefficients but also estimates motion vectors at half-pel accuracy. The overall architecture (CORDIC-HDXT-ME) is outlined in Fig. 3 . The design is fully pipelined because we estimation the motion at integer-pel accuracy based on the corresponding DCT coefficients. In addition, the half-pel motion vectors are computed based on motion vectors at integer-pel accuracy encircled by the box in Fig. 3 . Within each computational block, we process the data in the parallel fashion. In what follows, we will describe the detail design of each block in Fig. 3 .
A. DCT and Half-Pel Motion Estimation
The input image is divided into nonoverlapped blocks of pixels. Here, the block size is adjustable and the motion vectors are computed per block basis. Notice that the motion vectors are limited to the block size. If the motion vectors go beyond the block boundary, the motion vector of will be used instead. Our embedded video coding engine serially takes the block of pixels staring from the top left pixel to the top right one, and then on to the next row as input. The process continues until the entire input image is estimated. The DCT and half-pel motion estimation consists of five major processing stages/steps:
1) The block of pixels at the current frame are serially fed into "2-D-DXT-II" block-the type-II [35] , [36] 2-D DCT and discrete sine transform (DST) coder. It computes four DXT(DCT/DST) coefficients: and simultaneously such as for (1) where is the DCT used in video standards to reduce the spatial domain redundancy. Meanwhile the previously calculated four DXT coefficients of the previous frame (delayed by one clock cycle as denoted by " " in Fig. 3 ) are now transformed to type-I 2-D DCT/DST coefficients and simultaneously such as (2) The reason we use "Rotator" block in Fig. 3 is because those type-II to type-I DXT coefficients conversion can be realized by simple plane rotation (3) where .
2) The "Pseudo-Phases Computation" module utilizes all the previous calculated type-I/type-II DXT parameters and takes times to produce two pseudo-phase functions and for (4) where is the pseudo-phase vector and stands for "don't care." 3) Then and undergo "2-D-IDXT-II" block-the type-II 2-D inverse DCT and DST (IDCT/IDST) transform to generate and in view of the orthogonal property (5) (6) where are the peak positions used in determining the integer-pel motion vectors. 4) We search the peak values among and to determine the integer-pel motion vector . The sign of the peak values indicates the direction of the movement i.e., (-,-) stands for southwest. If the motion goes beyond the block boundary, motion vector of will be used, instead. Therefore, it depends very much on the block size whether we can find the motion vectors or not for those big motion video sequences (the same situation can be encountered for the block matching scheme used in those video standards). In our design, the block size is adjustable based upon the characters of the input video sequences. Notice that the peak search used here is totally different and much simpler than the block matching search used in the standards because we only look for the maximum value among two-dimensional (2-D) data array. 5) Unlike the conventional half-pel motion estimation design based on the interpolated image, our design can extract the motion at half-pel accuracy without any interpolation. In principle, we compute the motion vectors at half-pel accuracy based upon the integer-pel motion vector ( and , which is obtained previously). We utilize the "half-pel motion estimator" in Fig. 3 block to produce and for and . Both and are defined as follows: [34] , [46] : (7) (8) where
. Therefore, the half-pel motion vector is determined by only considering the nine possible positions around the integer-pel displacement . Similar to the integer-pel design, the peak position of either or determines the half-pel motion vector. To envision how our embedded video coding engine works, we feed the synthetic data into our design, as shown in Fig. 3 . The waveforms along the data path correspond to the outputs at those points. By moving the block of pixels, , of synthetic data in the direction of (3.5, 2.5), we get , as shown in Fig. 3 with the additive Gaussian noise of signal-to-noise (SNR) 40 dB. We feed at time " " (the previous frame) followed by at time " " (the current frame). After the first stage of our CORDIC design, the type-II 2-D DCT/DST coefficients of the current frame ( and ) and the type-I 2-D DCT/DST coefficients of the previous frame ( and ) are generated simultaneously. Here, the type-I coefficients are generated by simply rotating those type-II DXT coefficients stored in the register array and delayed by one clock cycle as denoted by . After the second stage, both pseudo-phase functionsand are computed, as shown in Fig. 3 . Then and functions undergo the 2-D-IDXT-II transform at the third stage to generate the corresponding and , respectively. The peak position among and implies the integer-pel motion vector of . In addition, the signs of peak value reveal the direction of the movement-toward northeast. Based on the previously calculated results, both and are computed by the "half-pel motion estimator." The peaks among those computed value indicate the corresponding half-pel motion of as we expected.
From the above discussion, we observe that the half-pel motion estimation unit works solely in DCT domain without interpolation of input images. Therefore, it achieves significant savings in hardware complexity and far less data flow compared to the conventional half-pel block matching approaches based on interpolated images. Due to the DCT-based nature of our design, the inherent advantages are summarized as follows:
• Low complexity: Compared to complexity for the commonly used half-pel Block Matching design [32] , we can compute both DCT and half-pel motion estimation at lower complexity. Here, stands for the search range and stands for the block size. Therefore, it makes our design attractive in real-time multimedia applications. For instance, the total number of operations in our design are 7168 with the block size of and 28 672 with the block size of while the block matching scheme requires 130 816 operations with block size of and search area size of (please refer to our discussion later).
• No multiplication: Because of the DCT-based design, we can replace all MAC operations and trigonometric calculations in plane rotation by CORDIC processors.
• Suitable for VLSI implementation: The regular, modular and only locally connected properties of our embedded video coding engine are very suitable for VLSI implementation.
In what follows, we will discuss the detail design about solving and for half-pel motion estimation (please refer to [37] , [47] for the combined design of DCT and integer-pel motion estimation).
B. Half-Pel Motion Estimator Design
By taking a close look at (7) and (8), we observe that both and computations are similar. Thus we will use computation as an example to explain our design, the same approach can be applied to calculate . In order to figure out 2-D , we can decompose the computation into cascade 1-D type-II inverse DCT calculations, as illustrated in Fig. 4 . Actually those computations encircled by dot-boxes, such as (9) in the middle level of Fig. 4 , can be grouped together and replaced by a unified programmable module, as shown in Fig. 5 . The reason is that those computations are the same except for the phase differences such as and . Next, we will explain how to combine those computations together and come out a programmable unified design.
Let us define where for or otherwise,
with . The time index in and denotes that the transform starts from . And an auxiliary variable (11) is introduced to maintain the lattice structure so that we can replace all the trigonometric in plane rotation by CORDIC processor. Notice that is obtained indirectly through .
For phase Fig. 9 . Comparison of prediction errors between our design and the conventional block matching motion estimation (MPEG-ME) using "News" test sequence. Here, the total sum of absolute differences is the absolute difference computed on per frame basis.
Based on the definitions in (10) and (11), we can apply timerecursive approach to solve for and as follows: (12) where is related to and is related to by:
To maintain the lattice structure, the auxiliary variable is related to by (15) Based on the above derivations, we can combine those equations together and get (16) where (17) Unified Design
With the same approach, we can get the time-recursive updated relations to compute for different phases such as and . The unified equation is given as follows: (18) where (19) Also, parameters depending on different phases are listed in Table I . The programmable unified structure to realize (18) is shown in Fig. 5 , where the switch settings are controlled by different phases. Each programmable module in Fig. 5 requires two CORDICs.
With different inputs and rotation angles, such modules, as shown in Fig. 5 can be used to compute in parallel, as shown in Fig. 6 . It takes time to produce for and to find the peak position corresponding to the half-pel motion vector. Overall, the half-pel motion estimator needs the total of CORDIC processors and adders.
C. Simulation Results
We have applied synthetic data with additive noise, slow to medium motion video sequences such as "Claire," "News," and "TableTennis" as the input test sequences of our embedded video coding engine to check its performance. As a subjective measurement of our design (CORDIC-HDXT-ME), the original previous and current frames of "News" and " Table Tennis" sequences are shown in Fig. 7(a) and (b) and Fig. 8(a) and (b) , respectively. The reconstructed current frames of "News" and " Table Tennis " sequences based on the motion vectors obtained from our design is shown in Fig. 7(c) and Fig. 8(c) . Here, we use the MPEG-2 decoder to reconstruct the video sequences. We observe that the reconstructed frame has compatible video quality as the original one. The simulation results of prediction errors using both our design and the conventional block matching motion estimation are plotted in Fig. 9 using the first 100 frames of "News" video sequence. Again, the simulation shows that the comparable performance of our design and the block matching approaches.
III. VLSI DESIGN FOR EMBEDDED VIDEO CODING ENGINE
The regular, modular, and locally connected architecture of our design is suitable for VLSI implementation. In addition, the efficient combination of DCT and motion estimation units into a single component along with the storage saving of an entire image [19] make our MPEG compatible video coder design on single chip feasible. Based on the previously defined fully pipelined parallel CORDIC architectures, we will present our VLSI implementation of the design on a dedicate single chip in this section. The chip employs a highly hierarchical and modular design. The actual design proceeds in a bottom-up manner. However, for the clarity of presentation, we use the top-down method of description to present our design.
A. Design Criteria 1) Accuracy Criterion:
Of several criteria which help in determining various chip parameters to be used, perhaps the most important one is the accuracy criterion reflected in the choice of word-length. The choice of word-length will directly affect silicon area, speed and power consumption determined by the total switching activities inside the operators as well as the total effective capacitances. On the other hand, an underestimated word-length will degrade the system performance due to the increased "roundoff errors." Therefore, we carefully determined the minimum allowable system word-length that meets the accuracy criteria for cost-effective and power-saving VLSI implementations.
An input pixel represented as a fixed point finite precision number undergoes truncation at various stages of motion estimation computation, as shown in Fig. 3 . This introduces noise depending on the amount of truncation. There are two basic considerations in the fixed-point analysis. One is the "roundoff error" behavior. The other is the "dynamic range." Based on the simulations, we observe that the "2-D-DXT-II" module (time-recursive 2-D DCT) has much higher accuracy requirement than the rest modules in our embedded video coding engine design, as shown in Fig. 3 . Therefore the choice of word-length for that particular module determines the overall system accuracy. Due to the lattice structure of our design in computing those DCT coefficients, the input data undergoes the unitary transform of sinusoidal rotation in "2-D-DXT-II" module [37] , [47] . Therefore, the overflow or dynamic range problem is not an issue. Furthermore, the orthogonal plane rotation used in that module is numerically stable so that the Fig. 11 . Word-length assignment in CORDIC-HDXT-ME architecture. roundoff errors will not be accumulated. Those nice properties are very useful in our fixed-point implementation.
Based on the above observations, here we determine the word-length of our design by only considering the peak signal-to-noise ratio (PSNR) and the average SNR of DCT computation due to the roundoff errors. Random data and the video test sequences such as "Miss America," "Claire," "News," and " Table Tennis" have been used as the inputs of our simulations. In order to achieve the required accuracy criterion of PSNR dB adopted by video coding standards, the optimal word-length assignment for different channel in DCT computation based on simulation results is listed in Table II . The average SNR as a function of channel number in the fixed-point analysis is plotted in Fig. 10 . Based on the experimental results, we choose 12-bit two's complement realization in our design. The word-length assignment of CORDIC-HDXT-ME architecture is outlined in Fig. 11 .
Due to our CORDIC-based design, CORDIC in the different operation modes such as circular forward, circular backward, etc. [38] have been employed. In CORDIC algorithm, the number of iterations used to compute the rotation angles affects the dynamic range of design. The effects of the angle approximation error and the rounding error on the accuracy of the CORDIC computations have been analyzed in [39] . Based on that, we performed the worst case and statistical analysis of the dynamic range requirements in terms of minimum number of iterations required by different CORDICs within each module. The rounding error is computed by comparing the outputs from our float-point C model with the outputs from out fix-point implementation.
2) Speed and Area Criteria: According to the requirements of different applications, different image formats have been specified [40] . In order to make our design compatible with those MPEG video coding system, we have to satisfy the common intermediate format (CIF) and source input format (SIF) video source rate requirement. Our goal is to let the chip function at 20 MHz to achieve the international radio consultative committee (CCIR) quality. To achieve the required system throughput for different applications, careful design to optimize the speed is required. Because our proposed architecture is fully pipelined, the speed-up can be achieved by inserting latches between the consecutive modules in Fig. 12 . Within each module, we can retime [41] the design by inserting latches between the successive processing units, such as CORDICs, to reduce the critical path.
The other important criterion is the chip area because it is very important to have a compact design as the fabrication cost for huge area-layout is prohibitively expensive. Some MPEG video coders available on market require multiple chips design because the silicon areas of DCT and block-based motion esti- TABLE IV VIDEO CODING ENGINE LAYOUT RESULT mation units along with the storage space for an entire image frame are too big to accommodate on the same chip [3] , [19] . However, due to our DCT-based design as we have mentioned in the previous section, it is feasible to implement our MPEG compatible video coder design on a single dedicated chip based on reduced memory requirement to store the image frame [19] and the combined design of DCT and motion estimation units.
B. VLSI Implementation
Our embedded video coding engine design is quite complex. At its most detailed level, the chip consists of hundred thousand of elements as we view a system as a collection of logic gates or transistors. From a more abstract point of view, these elements can be grouped into a handful of functional components such as CORDIC processors, adders and registers. The hardware cost in terms of functional components and throughput of each stage in our design are summarized in Table III. Overall, CORDIC processors and adders are required to get integer-pel motion vectors, and additional CORDICs, adders are required for half-pel motion estimation. The total number of operations in our design are 7168 with the block size of and 28 672 with the block size of
Cadence circuit design tools have been used to help us in designing such a complex system. The design begins with the conceptual idea of CORDIC-HDXT-ME architecture. It is then divided into many smaller sub-modules. We code them in Verilog [42] . A set of constraints/criteria that the final implementation must meet are applied during the synthesis procedure and Synergy is our synthesis tool. Also, a set of primitive components from 0.8-m CMOS technology library are used to generate the final netlist. We select Preview Cell Ensemble-a "standard-cell" approach as our layout tool for our dedicated chip design. The final embedded video coding engine chip layout is shown in Fig. 12 . The reason why we use 0.8-m technology library is because that is what we had at that time. The layout results are shown in Table IV . The chip consists of 38 K gate counts. Based on timing analysis results, the chip functions at 19.73 MHz or 157.82 Mbps. If we use more advanced 0.25-m CMOS technology, we can achieve the HDTV quality at the data rate of 663.6 Mbps with the same design. Table V lists the comparison of previously reported implementations with our design. It indicates that our chip size is smaller than or about the same as those of block-based motion estimation design without DCT. Our chip naturally accommodates both DCT and motion estimation units while the others require multiple chips.
IV. CONCLUSION
Our CORDIC-based half-pel precision processing unit is developed based on the observation that half-pixel motion information is preserved in DCT coefficients. This design results in significant hardware savings and far less data flow compared to the conventional block matching methods based on interpolated images. For instance, 28 672 operations is need in our design versus 130 816 operations in the conventional half-pel block matching.
The resulted architecture has inherently massive parallel operations. Furthermore the structure is regular, modular, and has solely local connection suitable for VLSI implementation. Based on the different design criteria such as accuracy, speed and area requirements, we implement our design on a dedicated single chip to demonstrate its performance. With 0.8-m CMOS technology, our design can operate at 20 MHz to achieve the CCIR quality (By using more advanced CMOS technology, we are able to achieve the HDTV quality with the same design). Furthermore, our implementation accommodates both DCT and motion estimation units on same chip while the conventional design may requires multiple chips. Overall, we provide a low-complexity, high throughput solution in this paper for MPEG-1, MPEG-2, and H.263 compatible video codec design. 
